
2916

DUAL FULL-BRIDGE PWM MOTOR DRIVER



ABSOLUTE MAXIMUM RATINGS at T₁ ≤ 150°C

| Motor Supply Voltage, V_{BB} 45 V Output Current, I_{OUT} |
|--|
| (Peak) +1.0 A |
| (Continuous) +750 mA |
| Logic Supply Voltage, V _{CC} 7.0 V |
| Logic Input Voltage Range, |
| V _{IN} 0.3 V to +7.0 V |
| Output Emitter Voltage, V _F 1.5 V |
| Package Power Dissipation, |
| P _D See Graph |
| Operating Temperature Range, |
| T _A 20°C to +85°C |
| Storage Temperature Range, |
| T _S 55°C to +150°C |
| Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified peak current rating or a junction |

temperature of +150°C.

The UDN2916B, UDN2916EB, and UDN2916LB motor drivers are designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 750 mA. The outputs have been optimized for a low output saturation voltage drop (less than 1.8 V total source plus sink at 500 mA).

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0, 33, 67, or 100% of the maximum level. A PHASE input to each bridge determines load current direction.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The UDN2916B is supplied in a 24-pin dual in-line plastic batwing package with a copper lead-frame and heat sinkable tabs for improved power dissipation capabilities. The UDN2916EB is supplied in a 44-lead power PLCC for surface mount applications. The UDN2916LB is supplied in a 24-lead surface-mountable SOIC. Their batwing construction provides for maximum package power dissipation in the smallest possible construction. The UDN2916B/EB/LB are available for operation from -40°C to +85°C. To order, change the prefix from 'UDN' to 'UDQ'. These devices are also available on special order for operation to +105°C.

FEATURES


- 750 mA Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes
- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Thermal Shutdown Circuitry
- Similar to Dual PBL3717, UC3770


Always order by complete part number:

| Part Number | Package |
|-------------|--------------|
| UDN2916B | 24-Pin DIP |
| UDN2916EB | 44-Lead PLCC |
| UDN2916LB | 24-Lead SOIC |





UDN2916EB





UDN2916LB





PWM CURRENT-CONTROL CIRCUITRY



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1994, 1998 Allegro MicroSystems, Inc.

ELECTRICAL CHARACTERISTICS at T_A = +25°C, T_J \leq 150°C, V_{BB} = 45 V, V_{CC} = 4.75 V to 5.25 V, V_{REF} = 5.0 V (unless otherwise noted).

Limits Characteristic **Test Conditions** Max. Units Symbol Min. Тур. Output Drivers (OUT_A or OUT_B) Motor Supply Range V_{BB} 10 ____ 45 ٧ $V_{OUT} = V_{BB}$ **Output Leakage Current** < 1.0 50 μΑ I_{CEX} $V_{OUT} = 0$ <-1.0 -50 μA $I_{OUT} = \pm 750 \text{ mA}, \text{ L} = 3.0 \text{ mH}$ _ V **Output Sustaining Voltage** 45 _ V_{CE(sus)} V **Output Saturation Voltage** Sink Driver, $I_{OUT} = +500 \text{ mA}$ _ V_{CE(SAT)} 0.4 0.6 Sink Driver, $I_{OUT} = +750 \text{ mA}$ 1.0 1.2 V _ Source Driver, $I_{OUT} = -500 \text{ mA}$ V 1.0 1.2 Source Driver, $I_{OUT} = -750 \text{ mA}$ 1.5 V 1.3 Clamp Diode Leakage Current $V_{R} = 45 V$ ____ < 1.0 50 I_R μA V Clamp Diode Forward Voltage VF I_F = 750 mA 1.6 2.0 Both Bridges ON, No Load **Driver Supply Current** 20 25 ____ mΑ BB(ON) Both Bridges OFF 5.0 10 mΑ I_{BB(OFF)} **Control Logic** Input Voltage $V_{IN(1)}$ All inputs 2.4 ____ _ V V V_{IN(0)} All inputs ___ ____ 0.8 Input Current I_{IN(1)} V_{IN} = 2.4 V _ <1.0 20 μA $V_{IN} = 0.8 V$ - 3.0 -200 μA $\mathsf{V}_{\mathsf{REF}}$ Reference Voltage Range Operating 1.5 ____ 7.5 V **Current Limit Threshold** $V_{\rm REF}^{}/V_{\rm SENSE}^{}$ $I_0 = I_1 = 0.8 V$ 9.5 10.5 10 _ (at trip point) $I_0 = 2.4 \text{ V}, I_1 = 0.8 \text{ V}$ 13.5 15 16.5 _ $I_0 = 0.8 \text{ V}, I_1 = 2.4 \text{ V}$ 25.5 30 34.5 Thermal Shutdown Temperature °C 170 TJ ____ **Total Logic Supply Current** $I_0 = I_1 = 0.8 \text{ V}$, No Load 40 50 mΑ ____ $I_0 = I_1 = 2.4 \text{ V}$, No Load 10 12 mΑ I_{CC(OFF)} _

APPLICATIONS INFORMATION

PWM CURRENT CONTROL

The UDN2916B/EB/LB dual bridges are designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor (R_s), internal comparator, and monostable multivibrator.


When the bridge is turned ON, current increases in the motor winding and it is sensed by the external sense resistor until the sense voltage (V_{SENSE}) reaches the level set at the comparator's input:


 $I_{\text{TRIP}} = V_{\text{RFF}} / 10 \text{ R}_{\text{S}}$

The comparator then triggers the monostable which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay (t_d) is typically 2 μ s. After turn-off, the motor current decays, circulating through the ground-clamp diode and sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where t_{off} = R_TC_T within the range of 20 k\Omega to 100 k\Omega and 100 pF to 1000 pF.

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Loads with high distributed capacitances may result in high turn-ON current peaks. This peak (appearing across R_s) will attempt to trip the comparator, resulting in erroneous current control or high-frequency oscillations. An external R_cC_c time delay should be used to further delay the action of the comparator. Depending on load type, many applications will not require these external components (SENSE connected to E).







115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

LOGIC CONTROL OF OUTPUT CURRENT


Two logic level inputs (I_0 and I_1) allow digital selection of the motor winding current at 100%, 67%, 33%, or 0% of the maximum level per the table. The 0% output current condition turns OFF all drivers in the bridge and can be used as an OUTPUT ENABLE function.

CURRENT-CONTROL TRUTH TABLE

| I _o | l ₁ | Output Current |
|----------------|----------------|---|
| L | L | V _{REF} /10 R _S = I _{TRIP} |
| н | L | $V_{REF}^{}/15 R_{S}^{} = 2/3 I_{TRIP}^{}$ |
| L | н | $V_{REF}^{}/30 R_{S}^{} = 1/3 I_{TRIP}^{}$ |
| н | Н | 0 |

These logic level inputs greatly enhance the implementation of μ P-controlled drive formats.

During half-step operations, the $I_{_0}$ and $I_{_1}$ allow the μP to control the motor at a constant torque between all positions in an eight-step



sequence. This is accomplished by digitally selecting 100% drive current when only one phase is ON and 67% drive current when two phases are ON. Logic highs on both I_0 and I_1 turn OFF all drivers to allow rapid current decay when switching phases. This helps to ensure proper motor operation at high step rates.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/or increased current (and available torque) for start-up conditions.

GENERAL


The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately 2 μ s) prevents crossover currents that can occur when switching the PHASE input.

All four drivers in the bridge output can be turned OFF between steps ($I_0 = I_1 \ge 2.4$ V) resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The PHASE, I_0 , and I_1 inputs float high.

Varying the reference voltage (V_{REF}) provides continuous control of the peak load current for micro-stepping applications.

Thermal protection circuitry turns OFF all drivers when the junction temperature reaches +170°C. It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to +145°C.

The UDN2916B/EB/LB output drivers are optimized for low output saturation voltages—less than 1.8 V total (source plus sink) at 500 mA. Under normal operating conditions, when combined with the excellent thermal properties of the batwing package design, this allows continuous operation of both bridges simultaneously at 500 mA.



2.54 BSC

0.13 _{MIN}

3.81 2.93

Dwg. MA-001-25A mm

UDN2916B Dimensions in Inches

(controlling dimensions)

NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

0.558 0.356

- 2. Lead thickness is measured at seating plane or below.
- 3. Lead spacing tolerance is non-cumulative.

1

5.33 MAX

0.39 MIN


1.77 1.15

4. Exact body and lead configuration at vendor's option within limits shown.

6


32.51 31.24





NOTES: 1. MO-047AC except for terminal shoulder height. Intended to meet new JEDEC Standard when that is approved.

- 2. Webbed lead frame. Leads 7-17 and 29-39 are internally one piece.
- 3. Lead spacing tolerance is non-cumulative.
- 4. Exact body and lead configuration at vendor's option within limits shown.



Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



NOTES: 1. Webbed lead frame. Leads indicated are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.

115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000